I. INTRODUCTION
Multilevel converters have attracted significant interests for medium/high power applications. Among various multilevel converter topologies [1] , [2] , the Modular Multilevel Converter (MMC) [3] , [4] offers several salient features which make it a potential candidate for various applications including HighVoltage Direct Current (HVDC) transmission systems [5] , [6] , Flexible AC Transmission System (FACTS) controllers [7] , and motor drives [8] .
The main salient features of the MMC are the following [9] , [10] :
• It is structurally scalable and can theoretically meet any voltage level requirements.
• It does not have the drawbacks of other multilevel converters, e.g., the capacitor voltage balancing task is relatively simpler and there is no requirement for isolated dc sources. Proper operation of the MMC necessitates an active voltage balancing scheme to carry out the voltage balancing task among the capacitors of each leg. Although the capacitor voltage balancing of the MMC does not have the limitations and complexities associated with other multilevel converters [6] , it still remains the main technical challenge of the MMC. The capacitor voltage balancing problem is mutually coupled with the circulating currents within each leg of the MMC, which if not properly controlled, can have adverse impact on semiconductor ratings and losses.
Research on the MMC has been mainly focused on (i) the development of Pulse-Width Modulation (PWM) techniques to carry out the voltage balancing tasks [11] , (ii) analysis and control of the circulating currents flowing within each leg of the MMC [12] , and (iii) steady-state and dynamic modeling/studies [13] , [14] . The amplitudes of the capacitor voltage fluctuations and their impacts on the limits to the capacitor voltage balancing task have yet to be reported in the open technical literature.
The main objective of this paper is to develop a mathematical model to formulate and analyze the amplitude of the capacitor voltage fluctuations of the MMC. Based on the developed model, the limits to the capacitor voltage balance are determined. A set of simulation studies in the MATLAB/SIMULINK environment are presented to confirm the accuracy of the mathematical analysis.
The rest of this paper is organized as follows. Section II introduces the principles of operation of the MMC and develops a mathematical model. In Section III the mathematical model is used to analyze the current limits of the capacitors. In Section IV, a capacitor voltage balancing strategy is included into the mathematical model. Section V determines capacitor voltages fluctuations in a five-level MMC. Section VI reports the study results and Section VII concludes this paper. SubModules (SMs). Reactors L are to provide current control within the phase arms and to limit the fault currents. The output voltage of each SM is either equal to its capacitor voltage (v C ) or zero, depending on the switching states of the switch pairs s 1 and s 2 in each SM. To synthesize an n-level waveform at the ac-side of the converter, a phase disposition Sinusoidal PWM (SPWM) strategy is applied. The SPWM technique requires n − 1 in-phase carrier waveforms displaced symmetrically with respect to the zero-axis [6] , as depicted in Fig. 2 . At any instant, out of the 2n − 2 SMs in each leg, n − 1 modules are on. By comparing a sinusoidal reference waveform with the n − 1 carrier waveforms, the output voltage level x = {0, 1, ..., n−1} at the ac-side of the MMC is determined. The voltage level specifies the number of SMs that should be switched on in the upper and lower arms of the MMC [6] .
II. MMC STRUCTURE AND BASIC OPERATION

A. MMC Analysis with an Infinite Number of SMs
To analyze the circulating currents within the MMC legs, it is assumed that the number of SMs within each arm, and consequently the number of voltage levels n, is very large. The equivalent circuit of one leg of the MMC can be represented by Fig. 3 which consists of two variable capacitors in the upper and lower arms, i.e., C p and C n , respectively. In this first analysis, without loss of generality and for the sake of simplicity, the inductors L and resistors R are assumed to be very small and negligible.
The value of the capacitors depends on the number of switched on SMs per each arm and, consequently, on the instantaneous value of the output voltage provided at the output of the leg (
, where point "0" represents the dc-side mid-point. Subsequently, the values of C p and C n are expressed by: where C is the capacitance value of each SM capacitor.
Since n is assumed to be large, the output voltage can be approximated by a continuous waveform. Thus, the following assumption can be made:
where
is the modulation signal of the leg. Substituting for
The phase current i a is shared between the upper and the lower arms based on the following equation:
Substituting for C p and C n from (3) in (4), the capacitor currents can be represented by:
The sinusoidal modulation signal v am and phase current i a are expressed by:
where m a represents the converter modulation index. Substituting for v am and i a from (6) and (7) into (5), the capacitor currents are expressed as
and
The first term in (8) and (9) is equal to half of the phase current. Therefore, the upper and lower arms share the output current i a equally. The second and the third terms in (8) and (9) represent a circulating current and a dc current within the upper and lower arms, respectively. The dc component is the only component associated with active power exchange between the dc-side and the ac-side of the MMC.
The instantaneous power at the dc side of the MMC is:
The real power is calculated by:
or equivalently,
where V arms and I arms are the rms values of the ac-side voltage and current, respectively. In case of a balanced three-phase operation, the extracted current from the dc side of the MMC will be a dc component and the circulating currents within the three-phase legs are cancelled out.
B. MMC Analysis with a Finite Number of SMs
This section analyzes the leg currents based on the assumption that the MMC has 2n − 2 SMs per leg, where n is a finite number. In this analysis, arm inductors with intrinsic seriesconnected resistors are considered. Fig. 3 shows the equivalent circuit of each phase of the MMC. The following expressions give the current in the upper and lower arms, respectively:
where I p0 and I n0 are the initial values of the arm currents i p and i n , respectively. The voltages v p and v n in (13) and (14) are calculated as follows:
where s pj and s nj are the switching functions of the SMs in the upper and lower arms, respectively, and are equal to unity when the corresponding SM is activated; otherwise, they are zero. The state of the switching functions is determined by the particular modulation strategy used in the converter. v Cpj and v Cnj represent the capacitor voltages of the upper and lower SMs and are given by:
where V Cp0j and V Cn0j are the initial values of the capacitor voltages. By applying the locally-averaged operator to the arm current equations in (13) and (14), we deduce:
The locally-averaged voltages v p and v n can be expressed as:
are the duty cycles of the respective SMs and are determined by the modulation strategy. Finally, the locally-averaged capacitor voltages can be calculated as follows:
Equations ( It should be pointed out that the system dynamic of the averaged model changes according to a parameter k, which is defined as:
It can be demonstrated that all the systems with the same value of k will perform equally, provided that the value of the resistor R is negligible. k is a parameter that will be defined to demonstrate the results associated with the dynamic behavior of the MMC.
III. SM CAPACITOR CURRENT CONTROL
In order to determine the capability of the system to control the current flowing through each of the SM capacitors, and consequently the capacitor voltage of each SM, two extreme conditions are considered and discussed in this Section. Those extreme conditions happen when the current flowing through a capacitor of a particular SM is either at its maximum or minimum value.
First, assume the case that the upper arm current is positive, i.e., i p > 0, within the time interval from t 0 to t 1 . Under this condition, if any of the SMs within the upper arm is switched on, the upper arm current i p will flow through the SM capacitor. Consequently, the average value of the SM capacitor current over one fundamental period is calculated as follows:
where i p is given by (19). Fig. 4 illustrates the normalized maximum average current that can flow through each SM capacitor in a five-level converter, for all of the possible operating conditions in terms of the modulation index and ac-side power factor. The vertical axis of Fig. 4 represents the current which is normalized with respect to the rms value of the ac-side current, i.e., I Cpmax /I arms . The values of L and C are chosen such that parameter k is set at k = 0.00987. Fig. 4 illustrates the capability of the system to impose a positive current into the SM capacitor. As depicted, the current is always positive, which means that increasing the voltage of a SM capacitor is possible under any operating condition of the MMC. This figure quantifies the maximum average current that can be imposed into an SM capacitor for voltage balancing purposes.
Similarly, Fig. 5 shows the results when the conditions to achieve the minimum current in an upper-cell capacitor are imposed. In this case, the average SM capacitor current over a fundamental period is calculated as follows:
Observe that in this case an average negative current is achieved for any operating conditions. Fig. 4 and Fig. 5 show that, if properly controlled, the system is stable.
IV. VOLTAGE BALANCING TASK
Assuming that the switching frequency of the MMC is high, the SM voltages balancing task is achieved if all of the individual SMs in the upper arm are switched on with equal duty cycles. Since for the majority of voltage levels, there are switching redundancies, to achieve the voltage balancing task, all of the possible switching combinations must be used which, practically, from the standpoint of the switching frequency of the switches, is not desired. However, this facilitates the voltage balancing task among the SMs. Based on this assumption, all of SMs in the upper arm will be switched on with the same duty cycle (d pj ≈ d p ) , and the same happens to the SMs in the lower arm of the leg (d nj ≈ d n ) . Consequently, the voltages and currents of the SM capacitors can be considered approximately the same within each arm of the leg:
(28) Equations (21) and (22) become:
with
The duty cycles of the modules are given by:
where d x ∈ [0, 1] is the duty cycle of an output voltage level x. In an SPWM-based n-level MMC, as depicted in Fig. 2 , the duty cycle d x can be obtained as follows:
and for 2
x−1
The variables p px and p nx in (33) and (34) are the probabilities that a specific module in the upper and lower arms, respectively, is turned on when the converter provides an output level x. Under the assumption of the same duty cycle for the SM within the upper arm and the lower arm, these probabilities depend on the switching redundancies and the number of switching combinations, and are given by:
Therefore, (33) and (34) become:
Considering (39) and (40), from (29) to (32) are re-written as
Equations (41) The amplitude of the capacitor voltage fluctuations, ΔV NP /2, is normalized with respect to the capacitor value (C), the rms value of the phase current I arms , and the output frequency f , as follows: The capacitor voltage variations/fluctuations are determined for all of the possible operating conditions in terms of the modulation index and the ac-side power factor. Fig. 6 shows the variations of the capacitor voltages in a five-level converter for k = 0.00987. As depicted in Fig. 6 , for the operating conditions with high modulation indices, the amplitude of the capacitor voltage fluctuations is smaller. When the MMC operates with a high modulation index, the ac-side voltage is synthesized mostly with the highest and the lowest voltage levels. Consequently, the upper and lower extreme voltage levels with large duty cycles are generated. To synthesize any of those voltage levels, all of SMs either in the upper or lower arms are bypassed and the ac-side terminal is directly connected to the upper or lower dc-side terminal, respectively. Therefore, the SMs are bypassed and no current flows through the SM capacitors. In contrast, when the converter synthesizes the middle voltage level at the ac-side terminal, i.e, zero voltage at the output which is equal to the dc-side mid-point voltage, out of n − 1 SMs in each arm, half of them are switched on and the ac-side current flows through them. As illustrated in Fig. 6 , this is the worst case scenario in terms of the capacitor voltage variations of the capacitor voltages.
VI. SIMULATION RESULTS
To demonstrate the accuracy of the analytical MMC model, a set of simulation studies have been conducted on a five-level converter in MATLAB-SIMULINK environment. The dc side of the converter is supplied by a constant dc source and, the ac-side current is provided by a single-phase current source. The switching frequency is f sw =4 kHz.
Figs. 7 and 8 show the SM current and capacitor voltage variations under the operating conditions corresponding to m a =1 and the ac-side power factors of unity and zero (pure real and reactive power exchange), where k = 0.00987 and k = 0.789, respectively. Each figure depicts the analytical (in blue color) and exact (in red color) simulation-based current and capacitor voltage waveforms.
The analytical waveforms closely match with their corresponding exact simulation. Therefore, the simulation results verify the accuracy of the mathematical analysis. 
